PATENT APPLICATION

10/550094

JC05 Rec'd PCT/PTO 21 SEP 2005 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:)	
HANSEN et al.)	Group Art No. TBA
Serial No: TBA)	Examiner: TBA
Filed: Herewith)	Docket No. 006559.00009

For: LIST OUTPUT VITERBI DECODER WITH BLOCKWISE ACS AND TRACEBACK

INFORMATION DISCLOSURE STATEMENT

Commissioner of Patents
U.S. Patent and Trademark Office
Customer Service Window
Randolph Building
401 Dulany Street
Alexandria, VA 22314

Sir:

Pursuant to 37 C.F.R. §1.56 and in compliance with 37 C.F.R. §1.97, Applicants submit herewith Form PTO-1449 identifying information for consideration by the Examiner. Copies of the cited documents were provided with the International Search Report.

If the Patent and Trademark Office determines that a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Date Sept. 21, 2005

Bradley C. Wright Registration No. 38,061

Banner & Witcoff, Ltd. Customer No. 22907

BCW/sdm

JC05 Rec'd PCT/PTO 21 SEP 2005

USPTO Form 1449 U.S. Department of Commerce Patent and Trademark Office INFORMATION DISCLOSURE CITATION		Attorney Docket 1.0/55009 Serial No. 006559.00009 TBA Applicant(s): HANSEN et al								
									Sheet 1 of 1	
U.S. PATE	NT DOCUMENTS									
Examiner Initial	Patent No.	Date	Name	Class	Subclass	Filing Date (if appropriate)				
			-							
		·								
FOREIGN	PATENT DOCUMENT	rs								
Examiner	Document No.	Date	Country	Class	Subclass	Translation				
Initial			Great Britain			YES	NO			
	GB 2 305 827 A	16 April 1997	Great Britain				-			
			1		<u></u>		<u> </u>			
OTHER DO	OCUMENTS (including	Author, Title, Date, F	Pertinent Pages, etc.)	VA algorith	m", TENCO	N '95,				
	CZAJA et al.: "Variable data rate Viterbi decoder with modified LOVA algorithm", TENCON '95, PROCEEEDINGS OF THE IEEE REGION 10 INTERNATIONAL CONFERENCE ON MICROELECTRONICS AND VLSI, Hong Kong, November 6-10, 1995, pages 472-475. XP010160164.									
	BOUTILLON et al.: "	VLSI architectures fo	r the MAP Algorithm",	IEEE TRAN	ISACGION	S ON	7104.			
	COMMUNICATION	S, vol. 51, no. 2, Febru	uary 2003, pages 175-183 res for Parallel Viterbi D	5, XP001164 ecoding" I	1390. Durnal C	F VLSI				
	SIGNAL PROCESSII	NG SYSTEMS FOR S	SIGNAL, IMAGE, AND	VIDEO TE	CHNOLOG	Y, vol. 3	s, no. 1 /			
	2, June 1, 1991, pages	105-119, XP0022889	<u> </u>							
	SEARCH REPORT,	mailed March 9, 2004								
		·								
EXAMINE	ER		DATE CO	DATE CONSIDERED						
*EXAMINER: Ini		ot citation is in conformance with M	PEP 609. Draw line through citation if no	t in conformance and	d not considered. It	iclude copy of	this form with			